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Abstract 
Automatic speech recognition (ASR) is a very demanding computing task. Much research has been done 
into developing new techniques to improve the speed of ASR applications, including works leveraging 
hardware such as field programmable gate arrays (FPGAs) and graphics processing units (GPUs). 
In this thesis, a section of the ASR system, Gaussian mixture model (GMM) evaluation, was accelerated 
using GPU computing techniques. Profiling of software-based ASR programs revealed that GMM 
evaluation was one of the most time-consuming steps, indicating that the acceleration of this segment 
of the program could yield great benefits overall. Utilizing NVidia’s CUDA programming model, GPU 
code was developed in accordance with the methods of previous experiments. Once baseline code had 
been established, a variety of enhancements were attempted, including concurrent streams and 
dynamic parallelism. A speedup of approximately 19x over serial code was achieved for the 
implementation using concurrent streams. A technique using dynamic parallelism was also discovered 
which would improve memory utilization at slight cost to application speed.  
Many future applications of this code are possible, with several already being explored. To improve GPU 
performance even further, it could be beneficial to improve data organization in memory via the use of 
acoustic clustering algorithms. The GPU application could also be extended to include the graph search 
component of the ASR system by leveraging GPU breadth-first search techniques developed at the 
University of Illinois at Urbana-Champaign. By exploring these and other methods, ASR systems can be 
developed that will meet the demands of modern technology. 
Subject Keywords: automatic speech recognition; Gaussian mixture model evaluation; heterogeneous 
computing   
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1 Introduction 
1.1 Motivation 
Automatic Speech Recognition (ASR) applications which are both accurate and fast are in high demand. 
The latest smart phones, televisions, appliances, and other electronics that utilize speech recognition for 
control commands are making this genre of application more popular than ever. Though ASR is a 
computationally intensive, data-rich field, current ASR systems largely do not take full advantage of the 
parallel processing capabilities of the GPU. Existing software like Google’s voice search capabilities can 
already translate voice input into useful queries. However, there is always room for improvement, 
especially when it comes to native ASR systems—those running on the hardware immediately available 
to them, rather than communicating with powerful servers over the network. Finding new ways to 
quickly perform recognition will expand the range of uses for this category of software, and improve the 
responsiveness of existing applications.  
1.2 Technical Background 
ASR generically operates in the stages shown in Figure 1.  
 
 
 
 
Figure 1: Overall flow of a speech recognition system 
 
The first stage is the DSP Frontend. This block takes in the speech signal and performs various digital 
signal processing steps, including analog-to-digital conversion and noise reduction. Next is Feature 
Extraction. This block takes the digitized speech input and performs transformations on the data in 
order to produce a limited number of descriptive features. In our system, the feature extraction process 
produces Mel-Frequency Cepstrum Coefficients (MFCCs) for each 10ms segment of speech input. Once 
extracted, these features are presented to the Net Search block. The Net Search block performs a search 
over a network representing phonetic and lingual information. It examines the current feature and 
compares its characteristics with those of the phones (simple speech sounds) from the acoustic model 
for the chosen language. It also takes into account the likelihood of certain phone transitions given the 
current position within the net. That is to say, it accounts for the likelihood that certain speech sounds 
will come after one another. At a higher level, it also includes a language model which can account for 
transition probabilities at the word-to-word level. Our project work is a subset of the computation 
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required to search these linguistic networks. Lastly, there is final output processing, where results like 
accuracy estimates are examined. 
The Net Search portion of the ASR system typically consumes the majority of execution time. Certain 
aspects of the Net Search process are also structured well for GPU acceleration. For these reasons, the 
Net Search portion of the ASR system is where our project aims to make improvements. The 
aforementioned network, in our case, is composed of Hidden Markov Models (HMMs). An HMM is a 
statistical model similar to a finite state machine. It is composed of a set of states, possible transitions 
between those states, and possible outputs. Figure 2 is a diagram showing a basic hidden Markov 
model. 
 
Figure 2: A simple hidden Markov model with states S1, S2 and S3, outputs star (s), heart (h), and 
lightning bolt (l), with transition probabilities t13, t21, etc., and output probabilities o1s, o2h, o3l, etc. 
 
States can transition between one another based on a set of transition probabilities, and can emit 
outputs based on a set or distribution of emission probabilities. In our system, the emission probabilities 
for a particular state are based on a multivariate Gaussian Mixture Model (GMM), which is a 
combination of several multidimensional normal distributions. These GMMs each represent a 
probability distribution for features of particular phones or combinations of phones. 
The network of HMMs is traversed by the Viterbi algorithm in order to find the most likely matches for 
the input speech segment. Viterbi is used here as a search process. From the initial state, it evaluates 
the likelihood of all possible next states given the next segment of input data, and multiplies in the 
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corresponding transition probabilities to find the most likely next step or steps in the path. The part 
where it evaluates the likelihood of possible next states is the part we focused on parallelizing for this 
project. The Viterbi algorithm continues this process from stage to stage, chaining together probabilities 
by multiplying them until the input concludes. It produces the path representing the most likely speech 
sequence corresponding to the input data. 
Many open-source ASR toolkits use this combination of HMMs and Viterbi to decode speech, including 
the hidden Markov model toolkit HTK which was used to generate input data for our project [1]. It is 
important to note that most toolkits use a modified version of the Viterbi algorithm referred to as 
Viterbi beam search. This variation on the algorithm reduces the total amount of computation by 
pruning away search steps which produce a probability lower than a certain threshold. In this way, 
fewer total branches are explored and less work is required. A large number of these toolkits do not 
attempt to parallelize their Viterbi processes because of the naturally serial qualities of the algorithm. 
However, research is currently being conducted by students under Professor Deming Chen and 
Professor Hasegawa-Johnson at the University of Illinois at Urbana-Champaign that will attempt to 
parallelize Viterbi utilizing various methodologies to be discussed later in this paper. The GMM 
evaluation GPU code developed as part of this thesis project will serve as a stepping stone to the 
development of a full Viterbi system designed to run on parallel hardware. 
The core mathematical task for a GMM evaluation application is evaluating the likelihood of these 
GMMs based on MFCC input. Our program calculates the likelihood that a given output speech 
translation corresponds to the input speech’s spectral features by evaluating the input over each of the 
candidate GMMs. A GMM can be represented using Equation (1.1). 
 𝑏𝑗(?⃗?𝑡) = �∝𝑗𝑐 1
�(2𝜋)𝑑|∑𝑗𝑐| 𝑒−12(𝑜�⃗ 𝑡−𝑢�⃗ 𝑗𝑐)′∑𝑗𝑐−1(𝑜�⃗ 𝑡−𝑢�⃗ 𝑗𝑐)
𝐶
𝑐=1
 (1.1) 
In Equation (1.1), 𝑏𝑗(?⃗?𝑡) is the probability that mixture model j generates input observation vector ?⃗?𝑡 at 
time t. C is the total number of components in the GMM (in our case, four). ∝𝑗𝑐 is the weight of 
distribution c in mixture j. 𝑢�⃗ 𝑗𝑐 is the means vector of distribution c in mixture j, and ∑𝑗𝑐 is its diagonal 
covariance matrix. 
The probabilities which result from GMM evaluation in ASR systems are typically very small. As a result, 
our application operates largely in the log domain to preserve numerical accuracy. In the log domain, 
our GMM equation appears as Equation (1.2), which is showing only the equation for a single Gaussian 
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within the mixture. The several Gaussian components would need to be summed together again after 
their evaluation, first by taking the results out of the log domain, then adding them, then taking their log 
again, as shown in Equation (1.3). This process will be referred to later in this document as log-add. 
 ln(𝑏𝑗𝑐(?⃗?𝑡)) =  ln𝛼𝑗𝑐 − 12 ln ((2𝜋)𝑑�Σ𝑗𝑐�) − 12𝑢�⃗ 𝑗𝑐′ Σjc−1𝑢�⃗ 𝑗𝑐 + 𝑢�⃗ 𝑗𝑐′ Σ𝑗𝑐−1𝑜𝑡���⃗ − 12 𝑜𝑡′���⃗ Σ𝑗𝑐−1𝑜𝑡���⃗  (1.2) 
 𝑙𝑜𝑔𝐴𝑑𝑑(𝑥,𝑦) = ln (𝑒𝑥 + 𝑒𝑦) (1.3) 
 
A portion of Equation (1.2), shown as Equation (1.4), is independent of the input observation vector, and 
can be pre-computed. 
 ln𝛼𝑗𝑐 − 12 ln ((2𝜋)𝑑�Σ𝑗𝑐�) − 12𝑢�⃗ 𝑗𝑐′ Σjc−1𝑢�⃗ 𝑗𝑐 (1.4) 
The portions of the equation which are dependent on input are shown in Equations (1.5) and (1.6). 
 𝑢�⃗ 𝑗𝑐
′ Σ𝑗𝑐
−1𝑜𝑡���⃗  (1.5) 
 
−
12 𝑜𝑡′���⃗ Σ𝑗𝑐−1𝑜𝑡���⃗  (1.6) 
Overall, the research done for this thesis sought to investigate ways of applying contemporary GPU 
computing techniques to accelerate the GMM evaluation process described above. Following this 
introduction, Chapter 2 will describe past efforts to perform GMM evaluation on parallel hardware. 
Chapter 3 will provide an overview of the experimental setup for the research conducted for this thesis. 
Chapter 4 will provide the numerical results of the experiments and a discussion of their relevance. 
Finally, Chapter 5 will summarize the results and conclude. 
5 
 
2 Literature Review 
The two most prominent approaches to parallelization of speech recognition have been FPGA 
implementations and GPU implementations. Each technique has its own advantages and disadvantages. 
Design of an FPGA system can be more time-consuming because they are cumbersome to program and 
require attention to hardware-level details to a much greater extent than with a GPU. However, FPGAs 
are more flexible and therefore can be designed with more exact specifications in mind, leading to 
advantages like better power efficiency. On the other hand, GPUs support well-defined programming 
interfaces like NVIDIA’s CUDA which can make the parallelization task a smoother process  [2]. 
2.1 FPGA Implementations 
An FPGA implementation of a full ASR system by Rutenbar and Lin resulted in speech recognition 
application speedup of 17x as compared to a software version running on a high-end server  [3]. By 
designing their own hardware, they were able to specify caches for specific purposes such as language 
model information, and have pipelined stages particular to speech recognition. The FPGA 
implementation in  [4] focused solely on GMM evaluation. Through profiling of existing software 
implementations, they discovered that GMM evaluation was the bottleneck in performance and thus 
aimed to create an FPGA accelerator specifically for this purpose. They were able to accelerate this 
portion of the ASR system by an amount linearly proportional to the number of cores (approximately 
32x real-time speed for 32 cores). In  [5], an FPGA implementation specifically geared toward speaker 
recognition achieved a 90x speedup over software implementations. 
2.2 Full-System GPU Implementations 
On GPU, implementations range from those focused on a single stage, like GMM evaluation, to end-to-
end systems that undertake all aspects of ASR. The implementation from Berkeley in  [6] is one such 
complete system, extending from voice input all to way to output transcriptions. Their work focuses on 
several key challenges in ASR on GPU. For example, the highly irregular graph structures that represent a 
word net searched in Viterbi pose a huge challenge to this form of computation because GPUs prefer 
ordered, coalesced memory accesses. To tackle this challenge, the implementation in  [6] focuses on 
developing a dynamic vector data structure in which to handle intermediate results, structuring them 
such that later accesses by the GPU are ordered in a desirable fashion. For the entire system, an 11.7x 
speedup was reported over highly optimized CPU code [7]. 
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2.3 GMM Evaluation on GPU 
There has also been a wealth of research on the topic of GMM evaluation as a standalone GPU 
application. One of the first papers on this topic by Cardinal et al.  [8] illustrated the use of GPUs for this 
purpose. Utilizing an NVidia GeForce 8800GTX (based on NVidia’s Tesla architecture) and the 
corresponding CUDA parallel computing platform, their application performs a vector dot product and 
log-add of the relevant data within a single kernel.  A kernel is a GPU program  [2]. The computation is 
performed by way of a parallel reduction [9]. Cardinal et al. found that they were able to accelerate 
GMM evaluation by about 5x, leading to an approximately 33% performance increase for the overall 
speech recognition program. An improved result of 11x speedup was achieved in  [10], also on an NVidia 
Tesla card, by leveraging CUBLAS libraries to perform the dot-product part of the computation. Special 
attention has also been given to low-power GPU speech recognition. A group at the University of 
California Davis used techniques exploiting the temporal locality between successive frames of speech in 
order to improve memory bandwidth use in these low-power cases [11].  
Vanek et al. performed a thorough set of optimizations on the conventional GMM evaluation application 
in  [12]. Using a GTX 260 NVidia GPU, they performed experiments to examine the effect of altering 
certain aspects of the application. One such experiment was exploring different feature vector window 
sizes.  In heterogeneous computing, any data to be used must be transferred from the host CPU to the 
GPU. Increasing the vector window size increases the amount of observation transferred to the GPU at a 
given time, allowing more operations to be performed before each long-latency transfer. They 
recommended 8 as a good window size for real-time applications, with larger sizes being more well-
suited to applications with more tolerance for longer latencies between results. They also discussed the 
effect of separating the two separate phases of computation involved in GMM evaluation, dot product 
and log-add, into different kernels. Separating these sections can allow the programmer to more 
optimally configure the GPU execution for each portion of computation, but keeping them in one kernel 
could reduce overhead. In this thesis, an alternative approach is attempted which is new to NVidia’s 
latest Kepler architecture. This approach is called dynamic parallelism, and allows kernels to launch 
other kernels without CPU interaction, whereas previous implementations would have required CPU 
interaction overhead between kernel launches. Vanek et al. decided to use a single kernel 
implementation. Vanek et al. also used two page-locked CPU buffers (also called “pinned memory”) to 
be able to transfer data while the GPU is processing, essentially masking transfer latencies. The 
implementation in this thesis explores this idea further, taking advantage of a larger amount of kernel 
execution and data transfer concurrency. 
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3 Experimental Setup 
3.1 Code Description 
The code begins by parsing in the GMM mean, variance, and component weight data, and the MFCCs for 
a segment of speech from the TIMIT database  [13] produced by HTK  [1]. It then computes the segment 
of the GMM evaluation which is independent of the input observation vector, as shown in Equation 
(1.4). All of this is done on the CPU. From here, all the GMM data and MFCC data for one 10ms segment 
of speech are allocated copied to GPU memory. The first kernel is then launched.  
Within the first kernel, we utilize several common GPU compute patterns. For an explanation of 
elements of the CUDA programming model as they pertain to the content of this thesis, see Appendix A. 
The kernel aims to accomplish the calculation of the following two portions of the GMM evaluation from 
Equations (1.5) and (1.6). These expressions are vector dot products. They are computed using a first 
step which is multiplying together the elements for each vector dimension, and a second step which is a 
parallel reduction of those elements. Each thread block in the grid is responsible for the evaluation of 
one of the GMMs and is 4x39 threads, with each of the four rows of threads in charge of one of the four 
Gaussian components to each mixture model. The threads collaboratively load the variance, mean, and 
observation vector data into shared memory and operate on it there before storing it in global memory.  
The second kernel is launched immediately following the first kernel. It sums together the two dot 
product results from the first kernel with the pre-computed constants from the beginning—essentially, 
it computes the result of Equation (1.2). Each of these results is for a single Gaussian in a four-
component mixture model, so the next step is to combine these four results using a log-add. For some 
explorations of the speed and accuracy impact of certain mathematical variations of log-add, see 
Appendix B. The kernel is organized into blocks of 128 linearly-indexed threads where each thread is 
responsible for computing the evaluation result of one GMM. The number 128 was produced by the 
CUDA Occupancy Calculator  [14] as one of the grid configurations that would yield 100% streaming 
multiprocessor occupancy. This yields the final result, which is copied back to the CPU from the GPU. 
Table 1 shows the execution time for different portions of the GMM evaluation application before any 
optimizations were applied. The application was run on a Tesla C2050 GPU. 
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Table 1: Execution of our basic system for a single MFCC vector.  
Step in Computation Time to Execute 
cudaMalloc 0.00035515 
hostToDevice Transfer 0.00208141 
Kernel 1 0.00019736 
Kernel 2 0.00003271 
deviceToHost Transfer 0.00015465 
 
3.2 Implementing Concurrent Streams 
It is seen in Table 1 that the data transfer that takes around 2ms is the most time consuming execution 
step.  Pinned host memory (memory which is not allowed to be swapped out by the paging system) was 
used to try to reduce this time, and also as a precursor for using CUDA streams. Streams allow for the 
concurrent execution of kernels and memory transfers in order to hide latencies and improve overall 
performance. For more information on streams and concurrency in CUDA, see Appendix A. After pinning 
the memory corresponding to the MFCCs and output, the timings observed were as seen in Table 2. 
Table 2: Runtimes for the evaluation 300 MFCCs, run in 6 batches of 50, with/without pinned memory 
Step in Computation Time With Pinned Memory (s) Time Without Pinned Memory (s) 
hostAlloc 0.00087508 0 
cudaMalloc 0.00039 0.00038763 
hostToDevice Transfer 0.00198102 0.00198261 
Kernel 1 0.0374402 0.0372361 
Kernel 2 0.00730788 0.00725 
Read Output, Swap MFCCs 0.00098992 0.00195765 
Total: 0.0489841 0.048814 
 
In Table 2, times were summed over the execution of 300 MFCCs, split into 6 batches of 50 for CPU-GPU 
transfer. This configuration allowed the effects of pinned memory on data transfer to be more readily 
observed than in the single-transfer scenario of our original application. Additional execution time was 
incurred for hostAlloc—when the pinned memory was allocated on the host—but it is important to keep 
in mind that for the duration of the application’s use, this would only need to occur once instead of 
during every data transfer, so when examining many MFCCs the time spent in this stage will become 
insignificant. The portion of execution time that most benefits from the pinned memory is the Read 
Output, Swap MFCCs stage which occurs between each of the batches of 50 MFCCs. Pinned memory 
cuts the time for this stage in half, and also produces slight benefit in the hostToDevice Transfer section. 
The benefit to the hostToDevice section is so slight because the GMM array is not pinned, and is much 
larger in terms of memory space than the MFCC data. 
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Streams were implemented to be able to cover up the data transfer time with the kernel execution, 
beginning with just two streams. To allow the runtime of the application to be measured without 
affecting its performance, we had to measure all of the kernel runs together as a group, so any runtimes 
reported are measured with this method. This is because, when utilizing streams, operations are 
asynchronous (meaning that the CPU will progress to the next instruction without waiting for the 
previous instruction to complete) and cudaDeviceSynchronize must be used to wait for them to finish so 
that one can properly measure time. However, executing cudaDeviceSynchronize in between the kernel 
runs would largely serialize the streams and alter the runtime. Information on the result of 
implementing streams can be found in Chapter 4. 
3.3 Dynamic Parallelism 
A feature new to NVidia’s Kepler microarchitecture, dynamic parallelism, enables the launching of GPU 
kernels from within a currently executing kernel  [15]. A kernel is able to launch other kernels just like 
the CPU is able to launch kernels in previous versions of CUDA. Use cases for dynamic parallelism 
include creating recursive GPU code and adaptive grid generation. The reduction in CPU-GPU interaction 
brought on by dynamic parallelism is an intriguing advancement that could result in lower overall 
runtimes for applications able to utilize it well. Whereas in the past applications wanting to change the 
runtime configurations, such as grid and block sizes, of their kernels would need to re-launch from the 
CPU, the GPU is now able to make these changes independently. The thing that makes dynamic 
parallelism compelling for a GMM evaluation application is this ability to reconfigure without CPU 
interaction. As explored in  [12], in the past there have been two options for kernel configuration in 
GMM evaluation applications: to use a single kernel, or to separate the code into two kernels (dot 
product and log-add). Dynamic parallelism offers a third option, allowing one kernel to be launched 
from the other. 
The code described in section 3.1 was reconfigured to be able to use dynamic parallelism. The numbers 
of threads per block were not altered. Because the log-add kernel had a more regular, linear 
organization, it was decided that the dot product kernel would be launched from within it rather than 
the other way around. The zeroth thread of each log-add block would launch a kernel grid of 128 blocks, 
evaluating over 128 of the overall set of GMMs. Once that grid completed the log-add kernel would 
continue, operating further on the results generated by the dot product kernel. This experiment was 
performed on a GTX 780 graphics card. The results are described in Chapter 4. 
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4 Results 
4.1 Concurrent Streams 
Utilizing just two concurrent streams resulted in a 15% overall runtime improvement over a version 
using only the default stream. Because this result was so optimistic, the effects of adding additional 
streams were tested, the results of which are presented on Figure 3.  
 
Figure 3: The runtimes of the kernel portion of the application when utilizing different numbers of 
streams. Runtimes used are over the evaluation of 300 MFCCs. 
 
As seen in Figure 3, the 8-stream version of the code yields the best runtime. This is most likely because 
it achieves a good balance between the additional overhead required for the additional streams and the 
benefits of overlapping execution segments. In this optimal configuration, when run over 300 MFCCs, 
the GPU implementation achieved an approximately 19x speedup over serial code. 
4.2 Dynamic Parallelism 
The initial attempt at dynamic parallelism as described in Section 3.3 was not successful at improving 
the speed of the application. Averaged over 100 runs of the code on a GTX 780, the overall execution 
time for the baseline version of the code was 0.5130 seconds for a single MFCC, whereas for the 
dynamic parallelism version the runtime was 0.5525 seconds, indicating an application slowdown of 8%. 
One can assume that the additional overhead required for the GPU to make use of dynamic parallelism 
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in this fashion was too intensive, overriding any anticipated benefit from reducing interaction with the 
CPU. 
While this was a disappointing result, there were other aspects of dynamic parallelism yet to be 
explored. A common method of squeezing further performance out of a GMM evaluation kernel is to 
load the GMM parameters into the user-controlled shared memory cache only once for a certain 
number, WINDOW_SIZE, of MFCCs in the window. Doing so reduces the number of long-latency loads 
from global memory to gather the GMM parameters. When comparing code which looped on the CPU 
over WINDOW_SIZE MFCCs, and code which looped in the GPU using this cache preserving behavior for 
WINDOW_SIZE MFCCs, a kernel code speedup of 1.3x was observed. However, without dynamic 
parallelism, it also requires more intermediate storage. The reasoning for this is best illustrated along 
with Figure 4. 
  
Figure 4: Code flow diagram for windowed evaluation without dynamic parallelism (left) and with 
dynamic parallelism (right). 
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In Figure 4, in the version without dynamic parallelism on the left, the results of MFCC evaluation in the 
Dot Product kernel are written to the intermediate result array. This array contains the evaluation 
results of the four component Gaussians for all of the GMMs. There are two of these results per each 
Gaussian, meaning that the size of this array is: 
 𝑠𝑖𝑧𝑒𝑎𝑟𝑟𝑎𝑦 = 𝑛𝐺𝑀𝑀𝑠 ∗ 𝑠𝑤 ∗ 𝑛𝑐 ∗ 2 (4.1) 
Where 𝑛𝐺𝑀𝑀𝑠 is the number of total GMMs, 𝑠𝑤 is the window size, and 𝑛𝑐 is the number of component 
Gaussians per mixture model. Note that this intermediate result array is, other than the GMM 
parameters themselves, the largest block of memory required by this application. 
In the version of the code which uses dynamic parallelism, the size of this buffer is reduced to only: 
 𝑠𝑖𝑧𝑒𝑎𝑟𝑟𝑎𝑦 = 𝑛𝐺𝑀𝑀𝑠 ∗ 𝑛𝑐 ∗ 2 (4.2) 
That is, the array size is no longer dependent on the window size. The reason for this is that the Log-Add 
kernel can be called directly by the Dot Product kernel to consume the generated results. The Dot 
Product kernel can then wait for the child Log-Add kernel to finish before progressing to a new MFCC, 
reusing the same intermediate result array. The possibility of this memory tradeoff is enticing since it 
could be very large if there are many GMMs, or if large window sizes are used. 
As compared to windowed code that does not use dynamic parallelism, windowed code which does use 
dynamic parallelism in order to take advantage of the memory optimization described was found to be 
substantially slower—the kernel runtime saw a 1.8x slowdown. It is important to keep in mind, though, 
that this slowdown reduced the memory usage for that intermediate array by 16x (the window size). 
The reason for this slowdown is mostly because of the kernel restructuring and compromises necessary 
to accommodate the child kernel calls. In the original version of the code as described in Section 3.3, 
each block in the Dot Product kernel evaluated a single GMM over a single MFCC. This would not be 
practical in the dynamic case, because the child Log-Add kernel would have only one thread because 
each Log-Add thread evaluates over the result from one GMM, and blocks cannot collaborate among 
one another to launch a joint child kernel. This would take very poor advantage of the available 
execution resources on the GPU, and indeed in experiments resulted in an even more substantial 
slowdown. Thus, the blocks were restructured to have many rows of 39 threads, with each row 
responsible for one GMM. After trying various block sizes, it was found that 24 GMMs per block 
achieved the best balance between streaming multiprocessor occupancy and shared memory usage, 
resulting in the best runtime. 
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Figure 5: Kernel Runtime slowdown factor (Dynamic Parallelism Runtime/Baseline Runtime) for various 
window sizes 
 
Figure 5 shows the effects of different window sizes on the overall runtime of the dynamic parallelism 
version of the windowed code versus the version without dynamic parallelism. It can be seen that a 
window size of 32 seems to be best in this range. Anyone wishing to use this dynamic parallelism 
approach should further investigate the impact of their window size on the speed of the application, and 
determine whether the memory reduction impact (equal to the window size) is worth the increase in 
runtime. Overall, applications which seek to reduce memory usage while being able to tolerate some 
loss of application speed may find dynamic parallelism useful in order to perform the trade-off described 
above.  
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5 Conclusion 
This project has taken an updated look at how GPU computing techniques can be applied to GMM 
evaluation for ASR. A basic application similar to previously published implementations was first 
enhanced using concurrent streams. This enhanced version ran at approximately 19x speedup compared 
to serial code. In comparison to past work, this implementation shows slight improvement. The real-
time factor (RTF) reported in the more recent [12] for an application running on a GTX 470 was 0.04, 
whereas the RTF of our application is approximately 0.0161 running on a C2050. RTF is calculated by 
dividing the runtime of the application by the sum of the time length of the speech vectors evaluated 
(where the length of each speech vector is usually 10 ms). This is useful for putting application 
acceleration in context with respect to the input speech. However, it is difficult to account for the 
differences in hardware in comparing these numbers. We also look to other previous attempts that have 
compared their performance with serial code. The implementation in [8] achieved a 5x speedup, and a 
more recent implementation in [10] has shown a speedup of 11x evaluating 5786 GMMs over 181 
frames. In fact, [10] ran their experiments on the same C2050 GPU as our experiments, allowing us to 
make a more direct comparison. Our 19x speedup at face value seems more impressive than their 11x 
speedup, but some allowance must be made for the fact that their serial program was probably better 
optimized than ours since they leveraged Intel Integrated Performance Primitives (IPP). They claim that 
IPP’s Streaming SIMD Extensions enabled certain portions of their CPU application to be sped up by 5x, 
but it is unclear how much of their application was able to take advantage of this enhancement [10]. 
Overall, these numbers indicate we have created an application competitive with past attempts, with 
new optimizations that may have provided additional benefit.  
The utilization of dynamic parallelism, a new GPU capability made possible in NVidia’s Kepler 
microarchitecture, was also explored. It was found that there was no benefit to applying dynamic 
parallelism solely as a means of reshaping the execution grid between the first and second kernels 
without CPU interaction. A more intriguing application of dynamic parallelism was found when 
considering windowed GMM evaluation. Dynamic parallelism reduced the amount of memory used by a 
factor of the window size, while incurring a small runtime penalty of approximately 1.8x slowdown. This 
tradeoff could be beneficial to some implementations depending on their memory and runtime 
restrictions. 
Looking forward, there are many exciting ways in which this code could be extended and enhanced. 
Viterbi search is essentially a breadth-first search. The UIUC-BFS breadth-first search on GPU algorithm 
15 
 
developed in [16]  could be combined with this method for GMM evaluation in order to develop a full-
fledged Viterbi search GPU application. This would enable a larger percentage of the overall system to 
be moved to GPU, hopefully resulting in a faster process. Memory organization techniques could further 
increase the application’s speedup by enabling better memory coalescing. One such technique that is 
currently being explored is the use of an acoustic clustering algorithm to group similar acoustic model 
states together. The ideal situation is that if one state in a cluster is a likely candidate, then the others in 
the cluster are likely as well, so all of the states can be loaded at once in a way that better utilizes 
memory resources. Through these and other techniques, the GMM evaluation application can provide 
further benefit to the ASR system. 
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Appendix A – CUDA Programming Model 
CUDA is NVidia’s general purpose GPU programming model [2]. It enables GPUs, once focused mainly on 
the graphics market, to be used for a variety of applications, including scientific computing. CUDA’s 
parallelism is based on the paradigm of groups of threads executing in a Single-Instruction-Multiple-Data 
(SIMD) fashion. That is, on large sets of threads executing the same code on different pieces of data. 
Functions executed on the GPU in CUDA are called kernels. Kernels can be launched from CUDA code 
running on the CPU. The threads of execution for a given kernel are organized into blocks of threads. A 
thread block is a group of threads which will be dispatched together to a streaming multiprocessor. 
Threads within a block are able to synchronize and communicate with one another, unlike threads in 
separate blocks. Blocks can be 1-, 2-, or 3-dimensional, with threads able to know their position within a 
block through built-in variables threadIdx.x, threadIdx.y, and threadIdx.z. Blocks are also themselves 
organized in a grid, which can have up to three dimensions, and can access their indices in a similar 
fashion through built-in variables blockIdx.x, blockIdx.y, and blockIdx.z. 
A.1 CUDA Memory Hierarchy 
The CUDA programming model has a specific memory hierarchy. At the base is the global memory, 
which is the GPU’s RAM, and is the slowest memory available to the GPU. Data stored in the CPU’s 
memory must be transferred to the device’s global memory before that data can be used by the GPU. 
Accesses to global memory are most efficient when they are coalesced. A coalesced access is one in 
which multiple threads within a block access consecutive locations in the global memory such that a 
single response from the physical memory chip can be used to service all access requests. 
SM1 SM2 SM3 SM4 
Registers Registers Registers Registers 
Shared 
Memory L1 Cache 
Shared 
Memory L1 Cache 
Shared 
Memory L1 Cache 
Shared 
Memory L1 Cache 
L2 CACHE 
GLOBAL MEMORY 
Figure 6: The CUDA memory hierarchy. Each streaming multiprocessor (SM) has its own shared memory, 
L1 cache, and Registers. All SMs share the L2 cache and global memory. 
 
Shared memory is a user-controlled cache memory that shares the same physical space as the L1 cache. 
This memory can be used to store global memory locally for faster access if it will be accessed 
frequently. The L1 cache is used to hold frequently used constant memory. Constant memory is a type 
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of read-only memory that, because of caching, is able to be accessed more quickly. The L2 cache is 
shared among all SMs, as is the global memory. 
A.2. Concurrent Streams 
A specific CUDA feature used in this project is concurrent streams. Normally, certain operations on a 
GPU must be performed one after another. One kernel must usually finish before the next can execute. 
Memory transfers must happen before and after kernel launches, not during. Concurrent streams, 
however, allow these operations to occur simultaneously. Operations submitted to a given stream are 
identified as being dependent on one another. In other words, operations issued to the same stream will 
be executed serially. However, operations issued to separate streams are without dependencies, and 
thus are able to execute at the same time. 
 
Figure 7: Illustrating the effects of streaming, where ingoing memory transfers, outgoing memory 
transfers, and kernel executions are able to overlap in execution time 
 
As shown in Figure 7, concurrent streams in CUDA allow data transfers and kernel executions to overlap, 
reducing overall execution time for the GPU application. Not shown in the figure, but also a useful 
feature of streams, is the fact that multiple kernels are able to execute at once. Memory used for these 
concurrent transfers must be page-locked on the host (also called “pinned”). 
 
 
 
Kernel 1 
Transfer 
MFCC2 
Transfer 
MFCC1 
Kernel 2 
Transfer 
Output1 
Transfer 
MFCC3 
Transfer 
Output2 
Kernel 3 Transfer 
Output3 
18 
 
Appendix B – Log-Add Optimizations 
Changes in the ordering of floating point operations can have an impact on the accuracy of results. 
Because the log-add kernel in the code for this project involves several floating point operations on the 
same data, it is a good idea to explore different possibilities that could improve accuracy. Especially 
when working with the very small probability values typically generated by GMM evaluation, such 
design decisions can have a large impact on results. This section will discuss limitations of using the 
traditional log-add seen in Equation (1.3) and introduce solutions while also exploring the use of CUDA 
device functions for computation. 
Equation (1.3) represents a typical log-add. Values stored in log domain first are converted back to 
standard domain by taking their exponent. After summing them together, the natural log is taken once 
again to convert back to log form. This method is not optimal since this project concerns extremely small 
numbers that push at the boundary of representable numbers in floating point representation. Outputs 
might saturate to a non-representable value, especially when taking the final natural log.  
In order to come up with a log-add function more optimal for floating point operations on small 
numbers, log identities were used as shown below. The symbols “a” and “b” represent the probability 
values being log-added. 
𝑥 = 𝑒𝑎,𝑦 = 𝑒𝑏 ln(𝑥 + 𝑦) = ln (𝑥 ∗ (1 + 𝑦/𝑥)) = ln(𝑥) + 𝑙𝑛(1 + 𝑒ln(𝑦)−ln (𝑥)) 
𝑎 + ln (1 + 𝑒𝑏−𝑎) 
There is only one exponentiation in this format of the function, reducing the loss of accuracy due to that 
function call.  
In addition to arithmetic changes, a variety of different device functions were tested. These device 
functions are given in the CUDA math library and are made to optimize certain arithmetic operations for 
speed or accuracy. 
__log() is one of the alternate device functions that we first tested. The __log() function calculates the 
log faster than the traditional log function so there was a potential for  a speedup.  On average there 
seems to be around a .000002s speedup compared to the traditional log. See Table 3 for further detail 
on these and other log-add results. 
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Log1p() is another major function whose impact was examined. The benefit of using this device function 
is that it is more accurate than __log() and potentially more accurate than log when performing a 
log(1+x) operation, where x is any number. Because log(1+x) is an essential part of the arithmetically 
reworked version of log-add discussed earlier in this appendix, log1p() had the potential to be very 
useful. Results are shown in Table 3. Use of __log() reduced runtime, but the impact of this reduction on 
the overall program runtime was so small as to be insignificant. Thus, we instead chose to use the much 
more accurate log1p() function despite its slight runtime increase. The alternative arithmetic form of 
log-add had no significant influence on the runtime, so it was used in the program for its accuracy 
benefits. 
Table 3: Runtime results for various log-add variations 
Function Type Run Time (s) 
Baseline Log-Add .000035 
Log-Add Alternate Arithmetic Form .000036 
Utilizing Log1p .00004 
__log .00002 
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